A Comparative Review on ALU using CMOS and GDI techniques for Power Dissipation and Propagation Delay
Arithmetic and Logic Circuits are to be designed with less power, compact size, less propagation delay in this fast growing era of technology. Arithmetic operations are indispensable and the basic functions for any high speed low power applications like digital signal processing, microprocessors, image processing, etc. Consumption of power is the major issue in designing these circuits. Also the number of transistors required is also the one of the issues in designing the circuits. To minimize the transistors required in designing the circuits and to reduce the power consumption of the circuits, the authors have referred some techniques to overcome these problems in this paper. By reviewing all these techniques, the authors try to implement the GDI technique to reduce the power consumption and transistors count or the area required to design the circuits.
 Krishnendu Dhar, Aanan Chatterjee, Sayan Chatterjee,” Design of Energy Efficient High Speed Low Power Full Subtractor Using GDI Technique”, IEEE, 2014.
 Gholamreza Shomalnasab and Lihong Zhang,” New Analytic Model of Coupling and Substrate Capacitance in Nanometer Technologies”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, IEEE 2014.
 Mohammad Shueb Romi, Naushad Alam, and M. Yusuf Yasin,” An Analytical Delay Model for CMOS Inverter-Transmission Gate Structure”, IEEE 2014.
 Krishnendu Dhar,” Design of a High Speed, Low Power Synchronously Clocked NOR-based JK Flip-Flop using Modified GDI Technique in 45nm Technology”, IEEE 2014.
 E.J. Priyanka, S. Vanitha, P.C.Rupa,” Design Of GDI Based 4-Bit Multiplier Using Low Power Adder Cells”, National Conference On VLSI And Embedded Systems 2013.
 Kaushik Roy, Fellow, IEEE, Saibal Mukhopadhyay, Student Member, IEEE, And Hamid Mahmoodi-Meimand,” Leakage Current Mechanisms And Leakage Reduction Techniques In Deep-Submicrometer CMOS Circuits”, IEEE, Vol. 91, No. 2, February 2013.
 Afshin Abdollahi, Farzan Fallah, Massoud Pedram,” Leakage Current Reduction In Sequential Circuits By Modifying The Scan Chains”, International Symposium On Quality Electronic Design (ISQED’03) 2003 IEEE.
How to Cite
This work is licensed under a Creative Commons Attribution 4.0 International License.