A Review on AI Chip Design

Authors

  • Rajesh Kumar
  • Swati Gupta

Keywords:

AI chip, GPUs, CPU, ASICs.

Abstract

In recent years, artificial intelligence (AI) technologies have been widely used in many business areas. With the attention and investment of scientific researchers and research companies around the world, artificial intelligence technologies have proven their irreplaceable value in traditional speech recognition, image recognition, search/recommendation engines, and other areas. At the same time, however, the computational effort for artificial intelligence technologies is increasing dramatically, posing a huge challenge to the computing power of hardware devices. First, in this paper, we describe the direction of AI chip technology development, including the technical shortcomings of existing AI chips. So, we present the directions of AI chip development in recent years.

Author Biographies

Rajesh Kumar

M.Tech Scholar

Vidhyapeeth Institute of Science & Technology

Bhopal, M.P., India

Swati Gupta

HOD

Vidhyapeeth Institute of Science & Technology

 Bhopal, M.P, India

References

M. Horowitz, “Computing’s energy problem (and what we can do about it),” in ISSCC Digest of Technical Papers, Feb. 2014, pp. 10–14.

S. Borkar and A. A. Chien, “The future of microprocessors,” Communication of the ACM, vol. 54, pp. 67–77, May 2011.

M. Taylor, “Is dark silicon useful? Harnessing the four horsemen of the coming dark silicon apocalypse,” in Proc. of the Design Automation Conf., Jun. 2012, pp. 1131–1136.

T. Chen et al., “DianNao: A Small-footprint High-throughput Accelerator for Ubiquitous Machine-learning,” in Proc. of Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, 2014, pp. 269–284.

Z. Wang, K. H. Lee, and N. Verma, “Hardware specialization in lowpower sensing applications to address energy and resilience,” Journal of Signal Processing Systems, vol. 78, no. 1, pp. 49–62, 2014.

H. Momose, Tatsuya Kaneko and Tetsuya Asai “Systems and circuits for AI chips and their trends” japanese Journal of Applied Physics, Volume 59, Number 5, 2020.

Y. Chen, YuanXie “A Survey of Accelerator Architectures for Deep Neural Networks” Engineering Volume 6, Issue 3, March 2020, Pages 264-274.

Tso-Bing Juang,, Cong-Yi Lin and Guan-Zhong Lin “Area-Delay Product Efficient Design for Convolutional Neural Network Circuits Using Logarithmic Number Systems” ISOCC 2018.

John R Hu, James Chen, Boon-khim Liew, Yanfeng Wang, Lianxi Shen, Lin Cong, “Systematic Co-Optimization From Chip Design, Process Technology To Systems For GPU AI Chip”, IEEE, 2018.

G. Grewal, S. Areibi, M. Westrik, Z. Abuowaimer and B. Zhao, "Automatic Flow Selection and Quality-of-Result Estimation for FPGA Placement," 2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), Lake Buena Vista, FL, 2017, pp. 115-123.

W. J. Chan, P. Ho, A. B. Kahng, P. Saxena, “Routability Optimization for Industrial Designs at Sub-14nm Process Nodes Using Machine Learning,” Proceedings of the 2017 ACM on International Symposium on Physical Design (ISPD 17), pp. 15-21.

B. Yu, D. Z. Pan, T. Matsunawa and X. Zeng, "Machine learning and pattern matching in physical design," The 20th Asia and South Pacific Design Automation Conference, Chiba, 2015, pp. 286-293.

G. Batra, Z. Jacobsen, N. Santhanam, “Improving the semiconductor industry through advanced analytics”, McKinsey Article, March 2016.

D. K. May, “Improving Verification Predictability and Efficiency Using Big Data,”, DVCon Proceedings, February 2018.

C. Zhang et al., “Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks,” in Proc. of the Int. Symp. on FieldProgrammable Gate Arrays, 2015, pp. 161–170.

E. Cota et al., “An analysis of accelerator coupling in heterogeneous architectures,” in Proc. of the Design Automation Conf., Jun. 2015, pp. 1–6.

J. Cong et al., “Architecture support for accelerator-rich CMPs,” in Proc. of the Design Automation Conf., 2012, pp. 843–849.

B. Li, Z. Fang, and R. Iyer, “Template-based memory access engine for accelerators in SoCs,” in Proc. of the Asian and South-Pacific Design Automation Conf., Jan 2011, pp. 147–153.

M. Lyons et al., “The accelerator store: A shared memory framework for accelerator-based systems,” ACM Trans. on Architecture and Code Optimization, vol. 8, no. 4, pp. 48:1–48:22, Jan. 2012.

Downloads

Published

2021-06-28

How to Cite

Kumar, R. ., & Gupta, S. . (2021). A Review on AI Chip Design. SMART MOVES JOURNAL IJOSTHE, 8(3), 6–9. Retrieved from http://ijosthe.com/index.php/ojssports/article/view/161